œ
4
က
0
က
ဖ
≥
တ္
0

## Yu-Chin Hsu

\$ \$ \$ \$ \$ \$ \$	Hits 2 2 2 2 2	EAST SEARCH         Search String       Discription         5,465,216.pn.       US         5,513,122.pn.       US         5,859,962.pn.       US         5,901,073.pn.       US         6,913,022.pn.       US	8/8/05  Databases US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
SS	2 2 2 4367	egrated) adj circuit) with (simulat\$3 or verification or verify\$3)	US-PGPUB; USPAT; ETO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
512 813 814 815 816	375 18 15 15 28 16 27	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (function\$1 v US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB ((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (function\$1 US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB ((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (function\$1 US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB (((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (circuit with t US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB ((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and ("state spac US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB ((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (reachable wUS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB ((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (reachable wUS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S 19 S 22 S 22 S 23 S 24 S 25	0000£4	((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (reachable \ US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB ((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (consequen US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB ((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (consequent US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB ((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (reachable \ US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB ((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (successive US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB ((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (reachable \ US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB ((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (reachable \ US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB ((((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3))	S-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB S-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S26 S27 S28 S29	23 63 63	(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and ("state spac US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB (((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (successive · US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB (((digital or integrated) adj circuit) with simulat\$3 and ("state space") (((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and ("state space US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB (((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB

09/630348 Yu-Chin Hsu

## **EAST SEARCH**

8/8/05

Results of search set L10:(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (circuit with transition\$1 with edge\$1)
Document Kind Codes Title

Issue Date

Current OR

Abstract

20031009 716/4 20030925 327/158 20030807 714/726 20030807 714/726 20030220 703/16 20020328 327/143 2002032 327/143 2002032 174/25 20020131 324/71.5 200201101 710/305 20011004 714/734 20030715 324/765 20030715 324/765 20021217 714/74 20021217 714/74 20021217 714/74 20021217 714/74 20021217 714/74 20021217 714/74 20021217 714/74 20021217 714/74 20021217 714/74 20021217 714/74 20021217 714/73 20020509 714/724 19990228 327/227 19970715 713/400 19960123 327/147 19900814 714/736 20000509	20050609 716/7 20050414 716/5 20041223 716/4 20041202 714/25 20041028 714/742 2004082 716/5 20040603 716/5 20040603 716/5 20040603 707/1 20040527 716/3
Simulator of dynamic circuit for silicon critical path debug  Delay lock loop having an edge detector and fixed delay  Method and apparatus for detecting faults on integrated circuits  Method and apparatus for simulating transparent latches  Method and apparatus for simulating transparent latches  Method and apparatus for adjusting the rise/fall times of clock edges  Post-silicon methods for adjusting the rise/fall times of clock edges  Method and apparatus for generating test patterns used in testing semiconductor integrated circuit  Fault simulation method and fault simulator for semiconductor integrated circuit  Enhanced highly pipelined bus architecture  Method and apparatus for testing the timing of integrated circuits  Testing apparatus and testing method for semiconductor integrated circuit  Post-manufacture signal delay adjustment to solve noise-induced delay variations  Calibration method and apparatus for correcting pulse width timing errors in integrated circuit  Post-manufacture signal delay adjustment to solve eniconductor integrated circuit  Post-manufacture signal delay adjustment for semiconductor integrated circuit  Post-silicon method and fault simulator for semiconductor integrated circuit  Post-silicon methods for adjusting the rise/fall times of clock edges  Post-silicon method for adjusting the rise/fall times of clock edges  Method and apparatus for testing the timing of integrated circuits  System and method for adjusting the rise/fall times of clock edges  Method and apparatus for resting the timing of integrated circuit  Transition analysis and circuit resynthesis method and device for digital circuit modeling  Controllable one-shot circuit resynthesis method and device for digital circuit modeling  Method and data processing system for verifying circuit test vectors  Method and apparatus for providing clock de-skewing on an integrated circuit method for application specific integrated circuit integrated circuit integrated circuit method for integrated circuit integrated circuit method	Note that the state of analysis performed in property checking  Integrated design verification and design simplification system  System for facilitating coverage feedback testcase generation reproducibility  Method and apparatus for maximizing and managing test coverage  Determining one or more reachable states in a circuit using distributed computing and one or lose of time step information in a design verification system  Method and system for entropy driven verification system  Method and apparatus for modeling dynamic systems  Automatic symbolic indexing methods for formal verification on a symbolic lattice domain  Parametric representation methods for formal verification on a symbolic lattice domain  System and method for building a binary decision diagram associated with a target circuit  Reachabilty-based verification of a circuit using one or more multiply rooted binary decision di
US 20030192014 A1 US 20030179025 A1 US 20030149924 A1 US 20030036893 A1 US 20020036539 A1 US 20020035539 A1 US 20020035539 A1 US 20020035749 A1 US 20010027549 A1 US 6593765 B1 US 6593765 B1 US 6496953 B1	Results of search set US 20050125757 A1 US 20050081169 A1 US 20040261043 A1 US 20040243880 A1 US 200401699887 A1 US 20040163359 A1 US 20040107409 A1 US 20040103378 A1 US 20040103378 A1 US 20040103378 A1 US 20040103378 A1 US 20040098682 A1

20040513 716/5 20040513 716/5 20040513 716/5 20040513 714/724 20040422 714/33 20040412 700/1 20040122 716/5	20031106 716/4 20031002 714/25 20031002 707/10 20030703 705/36R 200201205 703/2 20021205 703/2 20020905 714/37 20020905 714/37 20020905 716/4 20020718 716/4 20050712 716/4 20050712 716/4 20050712 716/5 20050125 716/4 20050127 716/5 20050127 716/5 20040427 716/5 20040427 716/5	20030701 716/5 20030513 706/13 20030506 716/7 20021119 703/14 20020219 703/2 20020115 716/5 20011120 703/15 20011103 716/18 20011030 714/37 20010612 716/3 20010403 716/7 20010416 716/4 20000822 716/5 20000822 716/5
	Method for verifying properties of a circuit mode!  System and method for facilitating programmable coverage domains for a testcase generator. Distributed data storage system and method  Intelectual property (IP) brokering system and method  Simulation monitors based on temporal formulas  Circuit simulation  Method for modeling a reflected electrical wave in a digital simulation  Method of circuit verification in digital design  Method and system for reducing the computation tree to include only model behaviors defined  Sharing information between instances of a propositional satisfiability (SAT) problem  Searching for counter-examples intelligently  Method and apparatus for maximizing test coverage  Method and system for entropy driven verification  System and method for verifying a plurality of states associated with a target circuit  Method of analysis performed in property checking  System and method for facilitating coverage feedback testcase generation reproducibility  Method of circuit verification in digital design  Symbolic model checking with dynamic model pruning  Method for automatically generating checkers for finding functional defects in a description of	Searching for counter-examples intelligently Method and apparatus for automatic synthesis controllers Method for verifying and representing hardware by decomposition and partitioning Property coverage in formal verification Verification of sequential circuits with same state encoding Method and system for modeling time-varying systems and non-linear systems Hybrid method for design verification Method and apparatus for integrated circuit design verification Method and apparatus for integrated circuit design verification Circuit synthesis and verification using relative timing Detecting of model errors through simplification of model via state reachability analysis Method for verifying and representing hardware by decomposition and partitioning Method for verifying and representing hardware by decomposition and partitioning Method for automatically generating checkers for finding functional defects in a description of Circuit design verification tool and method therefor using maxwell's equations System and method for model size reduction of an integrated circuit utilizing net invariants
20040093572 20040093571 20040093570 20040093541 20040064794 20040036414 20040015799	US 20030208730 A1 US 20030188224 A1 US 20030187853 A1 US 20030126059 A1 US 20030126059 A1 US 20020188812 A1 US 20020123867 A1 US 20020123867 A1 US 20020123867 A1 US 20020095645 A1 US 20020091 A1 US 20020095645 A1 US 6892171 B2	6587998 6564194 6560758 6484134 6408424 6329272 6339837 6321184 6321186 6314553 6311293 6247163 621769 6175966 6175966